Intel Corporation


Meteor Lake and Arrow Lake Intel Next-Gen 3D Client Architecture Platform with Foveros

Wilfred Gomes, Slade Morgan, Boyd Phelps, Tim Wilson, Erik Hallnor





Intel's Mission



Pervasive




Experience Driven Client











1980 1990 2000 2010 **2020**



Experience Driven



Experience First



Purposeful Performance



Dynamic



Scale

Implications for Client

Performance

Performance, Perf/Watt

Flexibility

Mix & Match Blocks and Functions

Innovation Pace


Time-to-Market

Next Exponential

The next generation of devices



Monolithic



Highest

Performance






Lower (tax on latency, power, B/W)

Very Limited	Flexibility	Limited
Slow (per SOC basis)	Innovation Pace	Faster (release per new function)
Low	Scale	Higher



Monolithic




Highest

Very Limited

Slow (per SOC basis)

Low



Can we get monolithic performance with disaggregated architecture benefits?

Disaggregated



Lower (tax on latency, power, B/W)

Limited

Faster (release per new function)

Higher



Disaggregation Journey







Haswell Ultra Thin & Light 2014

Kaby Lake G
Ultra Thin & Perf Graphics
2017

Lakefield
Ultra Thin & Light
2019

Ponte Vecchio
High Density & Performance
2022

Architecture

CPU/PCH/Memory partitioning

CPU/GFX partitioning

Hybrid Architecture CPU/PCH partitioning

47 Tiles
Compute/mem/IO partitioning

Packaging

2D MCP 2.5D + 2D

EMIB + MCP

2.5D + 3D

EMIB + 36µm Foveros

Process

Intel 22_{nm}

GloFo 14_{nm} Intel 14_{nm} Intel 22FFL IOnm

50μm Foveros

3D

TSMC N7 **тѕмс** N5 Intel 7



Transistor Diversity Opportunity

SOC Optimized


Graphics Optimized

Memory Optimized

Mobile CPU Optimized

Desktop CPU Optimized

I/O Optimized





Interconnect Density

Advanced Packaging

Foveros Direct



Bump pitch - < 10 microns Bump density - > 10,000/mm² **Power - < 0.05** pJ/bit`

Foveros Omni

Bump pitch – $25 \mu m$

Bump density - 1,600/mm² **Power - < 0.15** pJ/bit





Bump pitch - 50-25 μm **Bump density -** >400-1600/mm²

Power - 0.15 pJ/bit

EMIB



Bump pitch – $55-45 \mu m$ Bump density - 330-772/mm²

Power - 0.50 pJ/bit


Standard Package



Bump pitch - 100 µm Bump density - 100/mm²

Power - 1.7 pJ/bit


Power Efficiency



Power Efficiency

High Yield & High Volume


Manufacturing for large number of tiles





Packaging

Foveros Direct Advanced Packaging Interconnect Density Foveros Omni **Bump pitch - < 10 microns** Bump density - > 10,000/mm² Foveros **Power - < 0.05** pJ/bit` **EMIB** Bump pitch – $25 \mu m$ Bump density - 1,600/mm² **Power - < 0.15** pJ/bit Bump pitch - 50-25 µm **Bump density -** >400-1600/mm² Power - 0.15 pJ/bit mp pitch = 55-45 μm $mp density - 330 - 772/mm^2$ wer-0.50 pJ/b



'Mix and match' tiles in base die complex

4x higher interconnect bump density vs EMIB

Power Efficiency



Interconnect Density

EMIB

mp pitch = 55-45 μm $mp density - 330 - 772/mm^2$

wer-0.50 pJ/b

Advanced Packaging

Foveros Direct



Bump pitch - < 10 microns **Bump density -** > 10,000/mm² **Power - < 0.05** pJ/bit`



Bump pitch – 25 µm Bump density - 1,600/mm²

Foveros Omni

Bump pitch - 50-25 µm **Bump density -** >400-1600/mm²

Power - 0.15 pJ/bit

Power-<0.15 pJ/bit

16x higher interconnect bump density vs Foveros @ 36 μm pitch

top die

base die

Higher B/W at lower latency, power, & die area

Power Efficiency




bonded

connect

Cu

Architecture Evolution






Disaggregation Journey




Kaby Lake GUltra Thin & Perf Graphics
2017



Lakefield
Ultra Thin & Light



Ponte Vecchio
High Density & Performance
2022



Architecture

Packaging

Process

CPU/GFX partitioning

2.5D + 2D

EMIB + MCP

GloFo 14_{nm} Intel 14_{nm} Hybrid Architecture CPU/PCH partitioning

3D

50μm Foveros

Intel 22_{FFL} Intel 10_{nm} 47 Tiles
Compute/Memory/IO partitioning

2.5D + 3D

EMIB + $36\mu m$ Foveros

TSMC N7

TSMC N5 Intel 7


Meteor Lake

Next Step in our Disaggregation Journey



Architecture and Design tradeoffs

New Flexible Tiled Architecture





Scalable Architecture

Goals

Flexibility with core arch, count, process


Flexibility with Graphics cores

IO modularity

Process node flexibility


Ability to scale graphics and compute


Low power to discrete graphics performance








Compute Tile













Graphics Tile














SOC Tile








I/O Extender Tile










Construction

Base Tile












Base Tile

3D Capacitors



Die2Die power delivery, package IO routing


Modularity with active silicon for memory and logic

Redistribution layers with active silicon





Colors Represent 3D Capacitors, Voltage Islands **Graphics Tile SOC Tile CPU Tile**





IOE Tile

FDI - Foveros Die Interconnect


Low Voltage CMOS interface


High Bandwidth, Low Latency

Synchronous and asynchronous signaling

Low area overhead

Operation @ 2 Ghz, 0.15 – 0.3 pJ/bit








Interconnect


Link	Mainband width	Mainband Protocol
CPU-SoC	~2K	2x IDI
Graphics - SoC	~2K	2x iCXL
SoC - IOE	~1K	IOSF, 4x Display Port



IOE Tile



Meteor Lake Thermals





Floorplan

Materials


System

Process

Architecture



Meteor Lake Power Delivery





Decoupling/Noise

Voltage Regulator

IP Mix and Match

Form Factor


Package Optimization



Client (Haswell) 2013



Meteor Lake 2023



OPIO (On Package IO)

2

Speed 2-8GT/s 1X (110 um) IO/mm²

10-20 ns Latency

1pJ/bit Power

Number of Tiles

FDI (Foveros Die Interconnect)

2GT/s

 $10X (36 \mu m)$

< 10 ns


0.2 - 0.3 pJ/bit

5



Interface

Monolithic




Highest

Very Limited

Slow (per SOC basis)

Low



Can we get monolithic performance with disaggregated architecture benefits?

Disaggregated



Lower (tax on latency, power, B/W)


Limited

Faster (release per new function)

Higher




Monolithic vs. Disaggregated






Disaggregated


Custom/Targeted Process



Transistor Performance Uplift¹










Meteor Lake Status

Meteor Lake booted and in the lab






*Graphics for illustrative purposes only and not to scale.



One Architecture – Multiple Performance Points




- Small Graphics Tile
- Efficient CPU Tile
- Reduced IO Tile

- Max Config GPU Tile
- Max Config CPU Tile
- Expanded IO Tile



Scalable Architecture across Multiple Generations





Future of Client


"Experience First" Client drives New Era of **System level integration**

Monolithic performance with disaggregated benefits

Process, packaging and architecture together make this possible

Meteor Lake first tiled disaggregated architecture on Intel 4

Architecture is extremely flexible and scales across design points and **into future**





Future of Compute


Scalable Architecture, Construction and Packaging

Large range of Thermal and Performance Envelope

Flexible across process nodes, Monolithic benefits


3D Monolithic Multi-layer, Logic on Logic

Manufacturing at Scale for the next Billion Devices





Q&A





All product and service plans, and roadmaps are subject to change without notice. Any forecasts of goods and services needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Code names are often used by Intel to identify products, technologies, or services that are in development and usage may change over time. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Product and technology performance varies by use, configuration and other factors. Learn more at www.intel.com/ProcessInnovation.

The products and services described may contain defects or errors which may cause deviation from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at www.intc.com.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others. This document contains information on products and technologies in development.